Registers and RAM: Crash Course Computer Science #6

CrashCourse · 2.4M views · 2017 · 12:17

Open on YouTube

Computer architecture & CPUsEducation & learningElectronics & circuit designexplainer

Why Electrical Engineering Stack Exchange recommends it

Electronics Stack Exchange askers cite it as the source diagram when they get stuck on how gated latches, address multiplexers and read/write enable lines in RAM actually work.

Recommended by 0 people across 0 different months, 2018 to 2024.

What it is

A CrashCourse Computer Science episode hosted by Carrie Anne Philbin that builds memory from logic gates, starting with a gated latch that stores one bit and scaling up to a matrix of latches addressed by row and column multiplexers to form RAM. It sets up the next episode, which uses RAM and the ALU to build a CPU.

What people said

Cites kaneki · 2018-07 · Electrical Engineering Stack Exchange · on “How memory is stored in memories like SD Card, USB flash drive, etc. that the data stays even if removed to the device?”

This latches ( Gated Latch [this video] , SR Latch, and Flip Flops) can only store memory IF there is electric current flowing, but everything will go OFF if no current. I wonder how memory is stored in memories like SD Card, USB flash drive, etc. that the data stays even if removed to the device (that conducts electricity)?

Cites obe · 2019-04 · Electrical Engineering Stack Exchange · on “Why is my Gated Latch not a Gated Latch?”

After watching the excellent Carrie Anne's Crash Course Computer Science #6 ( [this video] ), I tried to design a Gated Latch in Logicly. I played with it a little, and created a design that uses four gates, whereas Carrie Anne's uses six gates. I tried it out in Logicly and it seems to work, although when the latch holds 1, and WRITE ENABLE is 0 - the output flickers. So, can anyone please point out my mistake in the design? (and also explain if and how it relates to the flicker I see on Logicly). Here is Carrie Ann's design, from the Youtube video mentioned above: [LINK] Here is mine: [LINK] Thank you!

Cites Sebastian Nielsen · 2019-07 · Electrical Engineering Stack Exchange · on “How is this multiplexer built? (on a logic gate plan)”

I was watching this CrashChourse CS video [this video] (7:41) to learn about RAM. [LINK] Real quick, this is the definition of a multiplexer: ( source [LINK] ) [LINK] MY QUESTION Since the Multiplexer only has a single output, how can I ever map each of the 16 combinatons of 4-bit input to each of the 16 columns as seen on the image above? It seems impossible as, again, it only got one output?!

Cites user14232195 · 2024-02 · Electrical Engineering Stack Exchange · on “Where do Data in /Out, Write Enable, and Read Enable Wires connect to in RAM?”

This is a screenshot of the Crash Course Video Registers and RAM #6. From YouTube, here's the link " Crash Course Video [this video] ". It's talking about using Gated latches to store memory, and putting it in a 16 x 16 grid of sorts, activating the wire to select the specific area where you want to get data from. How does the Data in/out, Write Enable, and Read Enable wire work?/Get input/Turn on from they put a ... around those wire but where does it go? Connect to? Activate? [LINK] Screenshot from: [this video]